Abstract-We present the design of an analog circuit which solves linear programming (LP) problems. In particular, the steady-state circuit voltages are the components of the LP optimal solution. The paper shows how to construct the circuit and provides a proof of equivalence between the circuit and the LP problem. The proposed method is used to implement a LPbased Model Predictive Controller by using an analog circuit. Simulative and experimental results show the effectiveness of the proposed approach.
I. INTRODUCTION
Analog circuits for solving optimization problems have been extensively studied in the past [1] , [2] , [3] . Our renewed interests stems from Model Predictive Control (MPC) [4] , [5] . In MPC at each sampling time, starting at the current state, an open-loop optimal control problem is solved over a finite horizon. The optimal command signal is applied to the process only during the following sampling interval. At the next time step a new optimal control problem based on new measurements of the state is solved over a shifted horizon. The optimal solution relies on a dynamic model of the process, respects input and output constraints, and minimizes a performance index. When the model is linear and the performance index is based on one-norm or ∞-norm, the resulting optimization problem can be cast as a linear program (LP), where the state enters the right hand side (rhs) of the LP constraints.
We present the design of an analog circuit whose steady state voltages are the LP optimizers. Thevenin Theorem is used to prove that the proposed design yields a passive circuit. Passivity and KKT conditions of a tailored Quadratic Program are used to prove that the analog circuit solves the associated LP. The proposed analog circuit can be used to repeatedly solve LPs with varying rhs and therefore is suited for linear MPC controller implementation. For some classes of applications the suggested implementation can be faster, cheaper and consume less power than digital implementation. A comparison to existing literature reveals that the proposed circuit is simpler and faster than previously published designs.
The paper is organized as follows. Existing literature is discussed in section II. We show how to construct an analog circuit from a given LP in section III. Section IV proves the equivalence between the LP and the circuit. The monogram by J. Dennis [1] from 1959 presents an analog electrical network for solving the LP (1) . In Dennis's work the primal and dual optimization variables are represented by the circuit currents and voltages, respectively. A basic version of Dennis's circuit consists of resistors, current sources, voltage sources and diodes. In this circuit each entry of matrices A ineq and A eq is equal to number of wires that are connected to a common node. Therefore, this circuit is limited to problems where the matrices A ineq and A eq contain only small integer values. An extended version of the circuit includes multiport DC-DC transformer and can represent arbitrary matrices A ineq and A eq . Current distribution laws in electrical networks (also known as minimum dissipation of energy principle or Kirchoff's laws) are used to prove that the circuit converges to the solution of the optimization problem. This work had limited practical impact due to difficulties in implementing the circuit, and especially in implementing the multiport DC-DC transformer.
In later work, Chua [6] showed a different and more practical way to realize the multiport DC-DC transformer using operational amplifiers. In subsequent works, Chua [3] , [7] and Hopefield [2] proposed circuits to solve non-linear optimization problem of the form
where x ∈ R n is vector of optimization variables, f (x) is the cost function and g j (x) are the m constraint functions. The LP (1) was solved as a special case of problem (2) [3] , [2] . The circuits proposed by Chua, Hopefield and coauthors model the Karush-Kuhn-Tucker (KKT) conditions by representing primal variables as capacitor voltages and dual variables as currents. The dual variables are driven by the inequality constraint violations using high gain amplifiers. The circuit is constructed in a way that capacitors are charged with a current proportional to the gradient of the Lagrangian of problem (2)
where ∂xi ∂t is the capacitor voltage derivative and I j is the current corresponding to the j-th dual variable. The derivatives ∂f ∂xi and ∂gj ∂xi are implemented by using combinations of analog electrical devices [8] . When the circuit reaches an equilibrium, the capacitor charge is constant ( ∂xi ∂t = 0) and equation (3) becomes one of the KKT conditions. The authors prove that their circuit always reaches an equilibrium point that satisfies the KKT conditions. This is an elegant approach since the circuit can be intuitively mapped to the KKT equations. However, the time required for the capacitors to reach an equilibrium is non-negligible. This might be the reason for relatively large settling time reported to be "tens of milliseconds" for those circuits in [3] .
B. Applying analog circuits to MPC problems
The analog computing era declined before the widespread use of Model Predictive Control. For this reason, the study of analog circuits to implement MPC problems has never been pursued. In [9] fast analog PI controllers are implemented on an Anadigm's Field Programmable Analog Array (FPAA) device [10] for an application involving fast chemical microreactor. The analog circuit designed in [9] has a computation time faster than a digital controller implementing the PI controller. The article briefly proposes to use FPAA for MPC without specifying details. To the best of authors knowledge, no further work has been published in this direction.
III. ELECTRIC CIRCUIT FOR SOLVING LINEAR OPTIMIZATION PROBLEM
Without loss of generality, we assume that A ineq , A eq and c have non-negative entries. Any LP may be transformed into this form by using a three-step procedure. 
In the beginning of this section we present the basic building blocks which will be lately used to create a circuit that solves problem (1) . The first basic block enforces equality constraints of the form (1b). The second building block enforces inequality constraints of the form (1c). The last basic block implements the cost function.
A. Equality constraint
Consider the circuit depicted in Fig. 1 . In this circuit n wires are connected to a common node. We call this node Fig. 2 : Equality enforcing circuit. Consists of n resistors R k , a negative resistance and a reference voltage. α, its potential is U and the current that exits this node is I. Kirchhoff's current law (KCL) implies
where V k is the potential of node k, R k is the resistance between node k and the node α. Equation (4) can be written as an equality constraint on potentials V k :
If we can set the right hand side (rhs) of (5) to any desired value b, then (5) enforces an equality constraint on a linear combinations of V k . Therefore every equality constraint (1b) can be implemented with a circuit which enforces (5) and implements
Equation (6) together with (5) yields
and the circuit implementing (7) is shown in Fig. 2 . Remark 1: In the circuit in Fig. 2 the negative resistance
can be realized by using operational amplifiers.
B. Inequality constraint
Consider the circuit shown in Fig. 3 . Similarly to the equality constraint circuit, n wires are connected to a common node α. Its potential is U and the current exiting this node is I. Kirchhoff's current law (KCL) implies
An ideal diode connects node α to node β. The potential of node β is U . The diode enforces U ≤ U . In Fig. 3 , the voltage U can be computed as follows
Equation (8) and
Which can be compactly rewritten as
with the diode enforcing
By using (9) and rearranging some terms, equation (12b) can be rewritten as:
C. Cost function
Consider the circuit in Fig. 4 . In this circuit the potential of node α is equal to U cost and the current that exits the node is I cost . From (5) we have
where c = [1/R 1 . . . 1/R n ] and J is the cost function. This part of the circuit implements the minimization of the cost function. When U cost is set to a low value, the voltages V k are driven to a direction which leads the objective function value J to approach the U cost value. However, the cost J is different from U cost because the current I cost is not zero. A detailed explanation on this part of the circuit will be presented later in section IV-C.
D. Connecting the basic circuits
This section presents how to construct the circuit that solves a general LP. We construct the conductance matrix
and denote G ij the i, j element of G. For a given LP (1) the R ij resistor is defined as
where the first row of G (corresponding to c T ) is indexed by 0. Consider the circuit shown in Fig. 5 . The circuit is shown using a compact notation where each resistor R ij is represented by a dot, vertical wires represent variables nodes with potentials V 1 . . . V n and horizontal wires represent constraint nodes. If G ij = 0 then no resistor is present in the corresponding dot. This circuit is constructed by connecting the nodes associated with the variables V 1 . . . V n to all three types of the basic circuits: equality, inequality and cost. We will refer to such nodes as variable nodes. Each row of the circuit in Fig. 5 is one of the basic circuits presented in Sections III-A, III-B and III-C. We claim that, if U cost is "small enough", then the values of the potentials V 1 . . . V n in this circuit are a solution of (1). This claim is proven in the next section.
Remark 2: Some of the potentials V i may be forced externally to a desired value. By doing so, the circuit can solve different optimization problems for varying values of those potentials. This is equivalent to adding equality constraints V i = b i to (1) and modifying the value of the equality constraint free parameter b i .
Remark 3: The circuit as shown in Fig. 5 contains no dynamic elements such as capacitor or inductance. Therefore, the time required to reach steady-state is governed by the parasitic effects (e.g. wires inductance and capacitance) and by the properties of the elements used to realize negative resistance (usually opamp) and diode. Hence, a good electronic design can achieves solution times in the order of these parasitic effects. This could lead to time constants as low as a few nanoseconds.
IV. ANALYSIS OF THE ELECTRIC CIRCUIT PROPERTIES
In this section we show that the circuit in Fig. 5 with R ij as defined by (16), is a solution of the optimization problem (1) for a range of U cost values. First we derive the steady state equation of the electric circuit and then we show the equivalence.
A. Steady state solution
Consider the circuit in Fig. 5 .
T be the voltages of the constraint nodes as shown on Fig. 5 . By applying the KCL (Kirchhoff's current law) to every variable node with potential V 1 , . . . , V n we obtain
which can be rewritten in the matrix form 
Equation (18) can be compactly rewritten as
where 1 is vector of ones and diag(x) is a diagonal matrix with x on its diagonal. Next, we apply KCL on all nodes with potentials
which can be written in matrix form 
Equation (22) can be compactly rewritten as
The equality voltage regulator law (6) and the inequality law (9) can be compactly written as
By substituting (25) into (24) we obtain Fig. 6 : An alternative inequality enforcing node. When diode is not present, the circuit is an equality enforcing node. Substitution of (24) for inequalities to the diode constraint (13) yields
where I is the set of all inequalities constraints. We collect (19), (23), (24), (26), (27) and (12a) into one set of equations which characterize the circuit
where U , I, I cost and V are the unknowns. The voltage of the cost node, U cost , is set externally.
B. Circuit passivity
We are interested in showing that the general circuit in Fig. 5 is a passive system. First we swap the diode and the resistor in Fig. 3 to obtain a basic inequality circuit as shown in Fig. 6 . It is simple to prove that this swap yields an equivalent electric circuit. Next, we examine an N-port resistor network that includes all the resistors of the original circuit shown in Fig. 5 , including the negative resistances, but not including the diodes nor the constant voltage sources as shown in Fig. 7 . The ports of the electric network is the set of all nodes marked α in Fig. 6 . Proposition 1 (Network non-negativity): The resistance network in Fig. 7 is equivalent to a resistance network with non-negative resistors.
Proof: [Proof of non-negativity proposition] Our goal is to obtain a lower bound of an equivalent resistance between any two ports. From Fig. 7 we see that a sub-network that connects two ports consists of two negative resistancesone for each port, and a mesh of positive resistors between them. We want to find an equivalent resistance, that exist according to the Thevenin theorem [11] . Let U i and U j be the two nodes in question. Next, motivated by a fact that replacement of any of positive resistances with a zero resistance may only reduce the total equivalent resistance, we make a conservative assumption that all the resistors in this network, excluding resistors directly connected to negative resistors of the U i and U j nodes, are zero, thus R k,l = 0, ∀k, l s.t. k = i, j. In this case all variables nodes have the same potential. This sub-network is illustrated in Fig. 8 . The equivalent resistance of this network is zero, since according to (6) the negative resistance is constructed to be equal to the negative of parallel combination of other node resistances. For the U cost cost port (which does not have the negative resistor), the equivalent resistance is strictly greater than zero. Therefore, the equivalent resistance between any two ports is at least zero.
C. Equivalence of the optimization problem and the electric circuit
We consider the following assumptions. Assumption 1: The LP (1) is feasible and that the set of primal optimal solutions is bounded.
Assumption 2: The dual of LP (1) is feasible and that the set of dual optimal solutions is bounded.
Assumption 3: In the LP (1), G is non-negative, 1
Theorem 1 (circuit equivalence): Let Assumptions 1-3 hold. Then, there exists U crit cost , such that a solution V * to (29) is also an optimizer of the LP (1) for all U cost ≤ U crit cost . Remark 4: As explained earlier, the assumption on the non-negativity of G in Theorem 1 is not restrictive. Also, 1 T G > 0 and 1 T G T > 0 are always satisfied for LP problems without zero rows or zero columns.
Remark 5: In Theorem 1 we require that the sets of primal optimal and dual optimal solutions are bounded. This can be guaranteed if the primal feasible set is bounded and linear independent constraint qualification (LICQ) holds.
The theorem will be proven in the following way: first we claim that the equations (29a)-(29f) have a solution when no cost function is present (c = 0); second, we show that there exists U crit cost such that any solution to (29) is also an LP solution; third, we show that for all U cost ≤ U crit cost any solution to (29) is also an LP solution.
Consider an electric circuit, that consists of constraint sub circuits and no cost sub circuit. This electric circuit is characterized by (29a)-(29f) with c = 0.
Lemma 1 (Existence of solution to a no-cost circuit): Let Assumption 1 hold. Assume that A is non-negative, 1
T A > 0 and 1 T A T > 0. Then, the equations (29a)-(29f) have a solution when c = 0.
Proof: First we rearrange (29a)-(29f). Equation (29a) can be split into an equality and inequality parts
Equation (29b) can be rewritten as
Therefore, (29a)-(29f) can be written as
Next, consider the following quadratic program (QP)
This problem has a finite solution for any Q because the feasibility domain is bounded and not empty. The value of Q will be selected later. We use this problem to find a solution to (29a)-(29f). KKT is a necessary optimality condition for problems with linear constraints (Theorem 5.1.3 in [12] ), therefore, there exist V , µ , λ which satisfy the KKT conditions
where µ and λ are the dual variables.
We choose Q and use µ , λ and V to compute U eq , U ineq , I eq and I ineq 
Equations (37) have a solution and are identical to (33). Therefore, there exist V , U and I solving (29a)-(29f) when c = 0. Our next goal is to show that there exists a U cost such that circuit solution is also an LP (1) solution. To show this we concatenate the primal problem (1) with a corresponding dual problem [13] 
where I |I| is an identity matrix of size equals to number of inequality constraints. We create the following feasibility problem
where b + and b − are the absolute values of the positive and the negative components of b and λ − equals to −λ. Note that (39d) is equivalent to c T V = b T λ. Remark 6: From the Assumption 3 and from the structure of (39d), it follows that the matrix of equality and inequality constraints has non-negative coefficients and non-zero rows and columns. All feasible points of problem (39) are primal (1) and dual (38) optimal solutions [13] .
Problem (39) is solved by the circuit shown in Fig. 9 . This circuit contains two parts: the primal and the dual circuits, each has the general form as in Fig. 5 and consists of equality and inequality sub circuits corresponding to constraints of the primal and dual problems. Note that no cost circuit is present in the primal and in the dual circuit. Instead, those circuits are connected by equality sub circuit that corresponds to the zero duality gap constraint (39d).
Proposition 2: Let Assumptions 1-3 hold. The circuit in Fig. 9 admits a solution. Moreover, for any circuit solution, the voltages V of the variable nodes are a solution to the original LP (1) .
Proof: The circuit in Fig. 9 consists only of equality and inequality sub circuits. As shown in sections III-A and III-B the variable nodes voltages must satisfy the associated equality or inequality constraints and thus equations (39). The feasible set of problem (39) is the set of all primal optimal and dual optimal variables of problem (1) . This feasible set is bounded by assumption. This fact and the results from Remark 6 imply that all the assumptions of Lemma 1 are satisfied. We conclude that the circuit admits a solution. Moreover, every solution must be a solution of the original LP (1), because it satisfies simultaneously dual and primal problems with zero duality gap [13] .
In the circuit shown in Fig. 9 , the dual and the primal circuits are connected with a single wire that has some voltage when the circuit settles. We call this voltage U Proof: If a voltage equals to U crit cost is applied externally to the wire that connects the primal and the dual parts (at point α in Fig. 9 ), we can remove the dual circuit without affecting the primal one. Therefore, the circuit in Fig. 5 admits the same solution as the primal circuit in Fig. 9 .
To complete the proof of Theorem 1 we need to show that for any voltage U cost ≤ U crit cost the circuit will continue to yield the optimal solution. Assume that U cost is perturbed by ∆U cost from the value U crit cost . We denote perturbed values in variable voltages V and the cost current I cost as ∆V and ∆I cost . Next, we examine the Thevenin equivalent resistance [11] as seen from the cost node. From Proposition 1 we already know that this resistance is non-negative, but more can be said for the cost node. Refer to Fig. 8 showing a subnetwork connecting two arbitrary nodes. When one of the nodes is the cost node, it does not have one of the negative resistances, therefore, the the total resistance, R total , which can be seen from this node is at least all the cost resistances in parallel
From (29g) follows that
Using the total equivalent resistance we know that
Combination of (41), (42) and (40) yields
The equation (43) states that the change in cost value must have the same sign as the change in ∆U cost . Therefore, when U cost is decreased the cost must decrease or stay the same. However, the cost cannot decrease, since it is already optimal. Therefore the cost must remain constant, and the circuit holds solution to the problem (1) for any U cost ≤ U crit cost . This result completes the proof of Theorem 1.
V. EXAMPLE APPLICATIONS AND EXPERIMENTAL

RESULTS
This section presents three examples where the approach proposed in this paper has been successfully applied. In the first example an LP is solved by the proposed electrical circuit simulated by using the SPICE [14] simulator. In the second example an analog LP is used to control a linear system by using Model Predictive Control. In the third example an experiment is conducted by realizing the circuit for a small LP with standard electronic components.
A. Linear Programming
We demonstrate capability of the method by solving an LP problem. The problem is a randomly generated and it has 120 variables, 70 equality constraints and 190 inequality constraints. In order to simulate parasitic effects of real circuit inductance values of 100nH are assumed for the wires, that roughly corresponds to inductance of 10 cm long wire.
The convergence of the electric circuit is shown in Fig. 10 . The time scale in this example is determined by the selected value of parasitic inductance. The circuit transient can be partitioned to two phases. During the first 200µs rapid convergence to a solution close to the optimal one can be observed. Afterwards, at about 500µs the circuit converges to the true optimum value. Typical accuracy achieved in analog electronics is in the order of 0.5% of the dynamic range. The longer convergence time is not of practical interest, because the difference between the immediate cost value and the true optimal one is less than the accuracy that is expected from analog devices.
B. MPC example
This example demonstrates the implementation of a model predictive controller with an LP analog circuit. For this example we work with the dynamical system dx dt = −x + u, where x is the system state and u is the input. We want x to follow a given reference trajectory, while satisfying input constraints. The finite time optimal control problem at time t is formulated as
where N is the prediction horizon, x ref (i) is the reference trajectory at step i, δ is sampling time and x(t) is the initial state at time t. Only the first input, u 0 , is applied at each time step t. With N = 16, the LP in (44) has 96 variables, 63 equality constraints and 49 inequality constraints. An electric circuit that implements system dynamics together with the circuit that implements the MPC controller were constructed and simulated using SPICE. The voltage value representing the system state was measured and enforced on the x 0 node of the LP. The optimal input value u 0 was injected as input to the simulated system dynamics. Fig. 11 shows the closed loop simulations results. Notice the predictive behavior of the closed loop control input and the satisfaction of the system constraints.
In order to demonstrate system performance for imperfect analog devices, another simulation result with 1% random Gaussian error in values of resistors is presented on the same Fig. 11 . There is no significant change in system behavior. 
C. Hardware implementation example
We implemented a small LP using standard electronics components. The same problem was realized by Hopfield [2] and Chua [3] . The LP is defined as follows 
where c is a cost vector, that is varied to get different solution points. The circuit was realized using resistors of 1% accuracy, operational amplifiers (OP27) for the negative resistance and comparator (LM311) together with the switch (DG201) to implement functionality of an ideal diode . Various values for the cost function c and test results are summarized in Table I . Table I shows that the experimental results are accurate up to 0.5%. The circuit reaches an equilibrium 6 µs after the cost voltage was applied. The convergence time is governed by a slew rate of the OP27 that is limited to 2.8 V /µs.
VI. CONCLUSION
In this paper we presented an approach to design an electric analog circuit that is able to solve a feasible Linear Program. The method is used to implement and solve MPC based on linear programming. We present simulative and the experimental results that demonstrate the effectiveness of the proposed method.
The reported LP solution speed of 6 µs is faster than any result that was previously reported in the literature, and may be significantly decreased further by selecting faster components or implementing the design using faster technology, such as custom VLSI design or FPAA device.
The circuit analysis is at steady state. The theory of Linear Complimentary system [15] can be used to study the dynamic circuit behavior. This is a subject of ongoing research. Future research directions include solution of larger problems, possible expansion the method to solution of quadratic programming (QP) and solutions to the optimal circuit design.
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